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The Influence of Interface States on Incomplete Charge
Transfer in Overlapping Gate Charge-Coupled Devices
AMR M. MC)HSEN, T. C. McGILL, YOSHIAKI DAIMON, AND CARVER A. MEAD
Abstract—A simple and accurate model is used to estimate the
incomplete charge transfer due to interface states trapping in the
overlapping gate charge-coupled devices. It is concluded that
trapping in the interface states under the edges of the gates parallel
to the active channel limits the performance of the devices at
modera:te and low frequencies. The influence of the device parame-
ters, dimensions, and clocking waveforms on the signal degradation
is discu~ssed. It is shown that increasing the clock voltages, increas-
ing the signal charge, or using push clocks reduces the incomplete
charge transfer due to interface state trapping.
1. INTRODUCTION
T HE incomplete charge transfer due to trapping ‘Ininterface states at the semiconductor-oxide inter-face imposes limitations on the performance of
charge-coupled devices at moderate and low frequencies,
where the incomplete free charge transfer is very sma,ll
[1 ]-[5], Several authors [6]- [8] have studied the effects
of interface state trapping. Carries and Kosonocky [7]
have measured the large signal losses due to the interface
states trapping in charge-coupled devices. Tompsett [8]
has a ISO calculated the tramsfer inefficiency and the re-
ducticm in the signal-to-noise ratio (SNR) of the output
signal due to interface states for three-phase charge-
coupled devices.
This paper presents a study of the incomplete charge
transfer due to trapping in interface states in overlapping
gate charge-coupled devices’ operated with a background
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1 We have considered the overlapping gate structure as it seems
presently to be the most techn] tally promising CCD structure for
the pc,tential large scale applications of these devices [21, [4,1.
However, most of the analysis, discussion, and conclusions given
in this paper apply also to the other CCD structures.
charge and its dependence on frequency, device parame-
ters, dimensions, and clocking waveforms, to establish
guiding design rules for the operation of these devices
with optimum performance. Section II describes how
trapping in interface states results in incomplete transfer.
Section III presents the theoretical model and the basis
of our approximations. Sections IV–VII derive expres-
sions for the net charge trapped in the interface states
under the storage gates, the transfer gates, and the edges
of the gates. Section VIII calculates the signal degrada-
tion due to trapping in interface states for a two-phase
overlapping gate charge-coupled device, A discussion of
the results and conclusions is presented in Sections IX
and X.
II. INCOMPLETE CHARGE ‘17RANSFER DUE TO TRAPPING
IN INTERFACE STATES
In Fig. 1, one unit cell of an overlapping gate charge-
coupled device using silicon gate technology is shown
[9]. If a voltage is applied to one of the storage elec-
trodes, a potential well is created at the interface where
signal charge can be stored. Some of this charge will be
trapped in interface states. During the first stages of the
transfer of charge to the next storage site, some carriers
will also be trapped in interface states under the transfer
gates. In the latter stages of the transfer process, the
relatively large fringing fields under the transfer gates
sweep out the mobile carriers very rapidly and the inter-
face states then start to emit the captured carriers.
According to the Shockley-Read–Hall rate equations
[10] the emission time constant 76 of the interface states
varies exponentially with their energy level relative to
the band edge. If the emission time constant of the inter-
face states in a given energy range is smaller than the
transfer” time, then most of the trapped carriers in these
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Fig. 1. One unit cell of the overlapping gate structure using the
silicon gate technology.
states are emitted and can join the main packet. Inter-
face states with an emission time constant equal or
larger than the transfer time will emit only a fraction
of the trapped carriers. Since the storage gate is longer
and has a thinner oxide than the transfer gate, the
fringing fields under it are much smaller thafi under the
transfer gate. The residual charge under the storage
gate, in the latter stages of the charge transfer process,
decreases exponentially with a time constant that de-
pends on thermal diffusion and the small fringing fields
[1]- [3], [14]. Interface states continue to capture car-
riers from the residual signal charge until the residual
charge becomes so small that emission from the traps
becomes dominant. The nonemitted trapped carriers un-
der the storage gate and the transfer gate are thus lost
from the signal charge and will be emitted in the succeed-
ing packets. If the next signal samples do not contain
any charge, the interface states continue to emit the
captured carriers until a signal sample containing charge
passes. Then the empty interface state fill by capturing
carriers from that signal sample. After its transfer, the
trapped carriers are emitted and so on.
The charge captured by interface states from a large
charge packet passing through the device is larger than
the charge emitted into that packet, unless it has been
preceded by an equal or larger charge packet. But the
charge captured by interface states from a small charge
packet passing through the device is smaller than the
charge emitted into that packet, unless it has been pre-
ceded by an equal or smaller charge packet. Thus the
interaction of the signal charge with the interface states
results in incomplete transfer of charge from one storage
site to another and imposes limitations on the perform-
ance of the overlapping gates charge-coupled devices.
The signal degradation due to the trapping of carriers
in the interface states can be considerably reduced by
using the fat zero scheme. In this scheme the zero signal
is represented by a small background charge or ‘(fat
zero,” so that charge packets are always flowing across
the device [6]. Hence the interface states under the
storage and transfer electrodes are filled every cycle.
The net charge trapped from a signal charge packet will
then be the difference between the capttired charge it
lost at each transfer and the charge emitted into that
packet, by the interface states under the storage and
transfer gates, which was trapped from the preceding
charge. packets. Since for a sufficiently large fat zero
charge the capture time constant of the interface state
is very small (as discussed later), the interface states
will be almost completely filled during each cycle and
similar net trapping occurs during every cycle. The in-
complete transfer due to trapping in interface states is
consequently reduced by orders of magnitude.
III. MODEL AND APPROXIMATIONS
The interface states at the semiconductor-oxide inter-
face are characterized by their density N$. (E) and
capture cross section W,(E). The capture and release of
charge from these. states is described by the Shockley-
Read-Hall equation [10]. Assuming a p-channel’ de-
vice and assuming that the interface is always kept
under depletion to exclude the majority carrier and sup-
press any recombination between tlie trapped holes and
electrons, the rate equation describing the occupation of
the interface states at any energy E above the valence
band is given by
dn,.
— = K,(N,, – n.,)p – K2n6, exp (–E/KT)
dt
(la)
K, = uhVi,/d (lb)
K, = u, V,hNO , (1 c)
where N,. is the interface state density (states/cm2 c eV),
n$$ the density of filled interface (states/cmz . eV), and
p the density per unit area of the mobile holes in the
valence band at the interface, ah is the trap captire cross
section for holes and Vth the average thermal velocity
of the mobile carriers. d is the average thickness of
the inversion layer at the interface, N. the density of
states in the valence band, and KT the electron-volt
equivalent of temperature.
The first term describes the rate of capture of the
mobile carrier and is proportional to the density p of
the available mobile carriers and the density of the
empty traps (N,, — ns,), The second term describes the
rate of emission of the trapped carrier. This term is
proportional to the density of the filled interface states
and decreases exponentially as the trap energy increases.
The total rate of capture of the mobile carrier is then
given by
@ =
[
‘g dn
rate of capture = ——
dt ~ dE,
(2)
C, DtU,, 0
2 The same discussion and analysis given below holds for n-
chann$l devices. In this case the mobile electrons interact mostly
wlt.h mterf ace states near the conduction band edge.
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where Eg is the energy ga,p. The mobile carrier con-
tinuity equation that describes the performance of the
device must be modified to include this capture rate
[2] (neglecting thermal generation currents) :
where q is the surface charge density of
(3)
the mobile
carrier, e the electronic cha:rge, J the sheet current den-
sity, and z the distance along the interface.
Thus, from the rigorous standpoint, the continuity
equation (3) should be solved simultaneously with the
nonequilibrium rate equaticms (la) and (2) in the re-
gions under the source and receiving storage gates and
transfer gate. While a rigorcms treatment is conceptually
possible,the uncertainty in the parameters characterizing{?
the interface states makes such an elaborate calcula-
tion unwarranted. However, with suitable approxima-
tions cme can make calculations that give qualitatively
reliable and quantitatively suggestive estimates of the
incomplete transfer due to interface state trapping.
When charge-coupled devices are operated with the
circulating background charge, interface states having ap
emission time constant larger than the cycle time re-’
main almost completely filled all the time. These states
capture carriers every cycle: and do not get a chance to
reemit an appreciable fraction of the captured carriers
during the cycle time. Interface states with an emission
time constant much less than the cycle time will be
emptying and filling every cycle. These interface states
have an energy of a few ,KT above the valence band
edge (as shown later). Hence the interface states that
make :~ substantial contribution to the incomplete trans-
fer will be those with a time constant of the order of
the clock cycle period and will lie within an energy
range of the order of the thermal voltage. For the low
interface state density obtainable with the present ther-
mally grown oxide [11 ]– [ 13] the rate of capture or
emission is quite small compared to the other terms in
(3). Thus, one can obtain an accurate solution by the
following procedure. First, the term in (3) due to trap-
ping is neglected, and the continuity equation is solved
to obtain the free charge transfer characteristics. The
surf ace charge density profiles q (z, t) are then used with
the rate equations (1) and (2) to calculate the incom-
plete charge transfer due tct trapping in interface states.
The precise values of the interface state density N,,,
and capture cross section Oh of the interface states;
their distribution in energy over the bandgap; and their
dependence on temperature, normal and tangential sur-
face fields are not well known, and vary strongly with
the type and preparation of the oxide over the active
channel of the device [11] -- [ 13]. For our purposes here,
we wil 1 take N*. and Vk independent of all the previously
mentioned parameters. However, if the exact energy de-
pendence of NSS and Oh in the relevant part of the band-
gap is accurately known, it can be easily incorporated
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in this model. Consistent with the same order of accuracy
of the previous assumptions, we can also use average
values of the mobile carrier concentration and neglect
the effect of their spatial distribution under the elec-
trodes, to further simplify the numerical calculation,
IV. TRAP OCCUPATION IN STEADY STATE AND TRANSIENT
In steady state, the trap occupation can be obtained
from (la) and is given by
N..
n,, =
( )
~ + K, exp (–.E/KT) “
(4)
K,P
The interface states are in equilibrium with the mobile
carriers. Their occupation is described by the same quasi-
Fermi level as the mobile carriers.
K,
E,= KTln —K,p = KT InN&P
(5)
Following a sudden abrupt change in the mobile car-
rier concentration, say po to PI, the trap occupation
changes to the new steady-state value corresponding to
the new mobile carrier concentration pl with an effective
time constant given by
1
‘e” = Klpl + K, exp (–13/KT). (6)
If the effective time constant of the interface states r,ff
is smaller than the time constant ~ measuring the varia-
tion of the mobile carrier density, then the trap occupa-
tion reaches steady state very rapidly and effectively
equilibrates with the varying carrier density. That is, if
~ > r,~~, then
/[
~ + K, exp (–E/KT)
n,.(t) = N,. K,p(t) 1. (7)
Thus, the quasi-Fermi levels of the traps follows the
quasi-Fermi level of the mobile carriers
Ef(t) = KT in ‘“3.p(t) (8)
On the other hand, if r < T,ff, then the trap occupation
fails to follow the variation of the mobile carrier. If
we let Klp (t) >> K2 exp ( —E/KT), then this occurs
when the mobile carrier density falls to a level such that
K,rp(t) <1. (9)
For charge transfer from under a gate, we can define
two regimes. First, when Klp (t), > 1, the mobile charge
is in effective equilibrium with the trapped charge. The
total number of trapped carriers pt, k given by
[
K, 1%,(t)= N., E. – KT in — .K,p(t) (lo)
Second, when Klp ( t) r <1, the mobile charge is no lower
in equilibrium with the trapped charge. If we let thbe
the time the emission mechanism becomes dominant,
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then for t > tb the trap occupation is given by
N.,
n,.(t) = —
~ + K, exp (–E/KT)
K,p(t,)
. exp [– (t – iQK, exp (–E/KT)]; (11)
and the interface states start to empty with a time con-
stant that increases exponentially with the trap energy.
The total number of trapped carriers is given by
[P,,(O = N,. E, – KY’ In K,(t – t,)
So in this case the interface states
Kz (t – t4) are almost full and
KT
— 1(t– t.,)K,p(t,) ‘
t >“t4. (12)
above Ef = K1’ In
those below it are
nearly empty. The last terms in (10) and (12) show
the dependence of the interface state occupation on the
mobile carrier density.
V. TRAPPING IN INTERFACE STATES UNDER THE
STORAGE GATES
When a signal charge packet is stored under the stor-
age gate, all the interface states trap carriers and are
filled very rapidly down to a quasi-Fermi level given by
(5). As the charge transfers to the next storage site,
the residual charge decreases. In the complete charge
transfer mode’ the transfer of charge at the end of the
charge transfer process (say after a time t~) becomes
limited by thermal diffusion and fringing fields. The
residual charge under the storage gate is then given by
p(t)= p(t,)exp [– (t– tJ/7], t > t3, (13)
where the characteristic time constant T depends on
diffusion and fringing fields [2], [14].
Since the fringing fields under the storage gate are
relatively small giving a rather large value of T and the
charge p (t3) is relatively large, the inequality
TK@(t3) > 1 (14)
is satisfied at the beginning of this time interval. Hence,
the mobile charge is in equilibrium with the trapped
charge. However, at later times the free carrier density
may fall to such a value that the interface states are
no longer in equilibrium with the free carriers and the
interface states begin to simply emit the charge trapped
in them. This state pretains for times t such that
t > t, = t, + r In (K,p(t,)~). (15)
If the clock frequency f. is such that the charge trans-
fer ends at a time t less than t4,then the interface states
will remain filled down to an energy defined by (8).
When the next charge packet arrives, it fills all the
interface states, and after it transfers the total number
a In the complete charge transfer mode all the charge under the
storage gate is transferred to the following gates; none is delib-
erately retained. (See [21 and [51.)
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of trapped carriers is given by (10) with the proper
value of p (t). So, when the device is operated with a
circulating background charge, or fat zero, the net charge
trapped from a signal charge packet is maximum when
it is preceded by a fat zero and is given by
Pdt)Aq., = eA,,N,,KT In —
PO(O ‘
(16)
where Aq,t is the net charge trapped per transfer, A,t the
area of the storage gate, p.(t) and p&(t) are the residual
charge under the storage gate at the end of the transfer
time t for the fat zero charge and the signal charge,
respectively. When the difference between p, (t) and
Po (t), is relatively small, then
(P.(t) – Po(o) .Aq,, = eA8,N,,KT ——
Po(t)
(17)
It follows from (13) and (17) that the net charge
trapped is almost independent of frequency. In addition
all the interface states above an energy El where
El = KT in K,
K,p(l/’2fo) (18)
will always be filled with captured holes. If the charge
transfer ends after a time t > t~, then in the complete
charge transfer the interface states under the original
storage gate continue to emit the trapped charge for one
whole transfer (or (m — 1) transfer times for m trans-
fers/cycle). This released charge is adcled to the next
packet transferred into this storage bucket. When the
next charge packet comes along, all the interface states
are filled again. After this charge packet transfers, the
interface states start to emit and so on. So when the
device is operated with a circulating background charge,
the net charge trapped from a signal charge packet at
each transfer, for transfer time t > t4+ T,is also maxi-
mum when preceded by a fat zero and can be obtained
directly from (12).
Aq,, = eRA.,N,,KT —
1
1
1 1
——_ _
(t – t,)K, p,(t~) ps(t,)1 (19)
where PO(t4) and p, (t4) are the residual charge under
the storage gate after a time t4 [as defined in (15)] for
the fat zero charge and the signal charge, respectively,
and R is a fraction given by
R=( m — l)t m—n—
mt—t4 — m “l–fot,’
(20)
where m is the number of transfers/bit. If t4is smaller
than the cycle time, then t4fo < 1 and for m = 2, R N ~.
If the difference between p, (t4)and p. (t4) is relatively
small, then
Aq,, = ~eA,,N,,KT — . [Ps(t4) – P0(t4)l.(t : t,) Po(t4) (21)
Thus, for transfer times t > t4 + T, the net charge
trapped/transfer decreases almost directly with the clock
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frequency .Also, alltheinterface states above an energy
El are filled with capturecl holes. El is almost inde-
pendent of the signal charge and is given by
El = KT in K,(mt – t,). (22)
VI. TRAPPING IN INTERI?ACE STATES UNDER THE
TRANSFER GATES
The surface potential and the surface potential gra-.
client under the gates of an overlapping gate charge-
coupled device along the silicon-silicon oxide interface
are plotted in Fig. 2. These plots are obtained from a,
solution of the two-dimensional Poisson equation for
substrate doping of 8 x 1014/cm3 and 1014/cm3 [14].
The electrode voltages correspond to the latter stages of
the charge transfer with a signal charge in the receiv-
ing storage gate. Since the transfer gate is shorter and.
has a thicker oxide than the storage gate, the fringing
fields under it are much larger than under the storage
gate. Typical values of single carriers transit time under
the transfer gate are of the order of a few nanoseconds
When a signal charge packet transfers from one stor-
age site to the next, interface states under the transfer
gate trap some of the charge during the first stages of
the traosfer process. Since fringing fields under the trans-
fer gates are relatively large, the mobile carriers are
swept out very rapidly and the emptying of the inter-
face states begins earlier in. the transfer process, Thus
for all transfer times t of interest
t > t46r. (23)
The trapped carriers emitted before the transfer ends
will join the main packet. During the latter times of
the cycle, a larger fraction Y of the emitted carrier will
drift backwards to join the succeeding packet of charge,
and a smaller fraction (1 — y.) will drift forward to
join the original packet of charge. Because of the asym-
metrical surface potential distribution y is greater than
one half. Then in the next cycle, during the transfer
of the next packet of charge, the interface states under
the tra:nsfer gate capture some charge, and so on. From
the plok of the average mobile carrier concentration un-
der the transfer gates for a two-phase overlapping gate
CCD in Figs. 3 and 5, it is clear that the interface
states will capture carriers for a time interval N. Dur-
ing tha,t time interval an average carrier concentration
pa, mwy be defined. The traps fill with an effective time
constant ~eff given by
1 1
T“’ f = K,p.. + K, exp (–E/KT) ~ K,p.. ” (24)
The filling probability or the fill factor F of the traps
is given by
F = [1 – exp (– At/re,J]. (25)
For tra,nsfer times t > t.,,the interface states empty
according to (11) and the total trapped carriers is given.
-9.8V
~iol,,0,32Pii”
“s;m
4- ! (b)
Fig. 2. Plots of the surface potential and surface potential gradi-
ent along the silicon–silicon oxide interface obtained from the
solution of the two-dimensional Poisson equation of the struc-
ture in Fig. 1 with min~mum geometry dimensions. 1A t = 8 w,
1., = 14 ,u, ds, = 1200 A, d.1 = 3200 A, Lsi = 0.5 p, and t~z =
0.5 ~. The electrode voltages correspond to the latter stages of
the charge transfer, with a signal charge in the receiving storage
gate. The substrate doping is 0.8 x 10Is donors/cm3 in Fig.
2(a) and 10I4 donors/cm3 in Fig. 2(b).
by (12). When the device is operated with a circulating
background charge or fat zero, the net charge trapped
from the signal charge in interface states under the transfer
gates is maximum when it is preceded by a fat zero and
is given by
Aq,, = yeA,,N,,KT
1
( F, .F \
‘k’ )
)
1
K,p.v, K,p.v, ‘ (26)
— k,,
where R is a fraction given by (20). p..0, P... are the
average mobile carrier concentration under the transfer
gate during the interval At for a background charge and
a signal charge, respectively. FO, F, are the filling prob-
ability as defined by (25) for a background charge and a
signal charge, respectively. ~ ~, is the area under the
transfer electrodes and t.i,,.,tit..are the times at which the
emptying of the interface states start for the background
charge and the signal charge.
Two special cases are of interest, First, if the fill factors
F, and F, are less than one and unequal, then the first two
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terms dominate. For y = 1 and t,,,.x t,,,,,(26) reduces to
For fOt,,r <<1 and m = 2,
Aq,r = eA,,N,,KT(F, – F,) in 2. (!27)
Second, if the fill factors are equal to one (At/rM >> 1),
then (26) reduces to
Aq,, = eA,.N88KT
{ ( 1 1a(t,) ~+ R — —(t – t,,r) )}(t – L) K,pa.o – Km., “
where ii (t4)is the difference in the time t4 at which
the emptying of the interface states start for the signal
charge and the background charge.
In the first case, the net charge trapped is almost
frequency independent. While in the second case it in-
creases almost linearly with frequency.
All the interface states under the transfer gate above
an energy El are filled with captured holes. El is almost
independent of the signal charge but depends on the
clock frequency and is given by
()El= KTln K,~–t4 ZKTln~. (29)
VII. TRAPPING IN THE INTERFACE STATES UNDER THE
EDGES OF THE GATES
Trapping in the interface states under the edges of the
storage and transfer gates also add to the incomplete
charge transfer [8]. Since the precise area covered by
the charge being transferred at the interface depends
upon the surface potential profiles under the gates which
in turn depends on the surface charge density, the num-
ber of interface states at the edges that come in contact
with the charge is dependent upon the amount of sur-
face charge. The surface potential profile for a given
surface charge density and sequence of potentials applied
to the gate electrodes is obtained by solving the two
dimensional Poisson equation for the CCD structure. So-
lutions [2], [9], [14] to this equation along and per-
pendicular to the active channel show that fringing fields
penetrate under the edges of the gates for a distance of
approximately a depletion layer thickness. The onset of
these fringing fields define the spatial extent of the mobile
charge. For fixed voltages applied to the gates, the de-
pletion layer thickness and the penetration of fringing
fields increase with decreasing surface charge. Hence a
small surface charge is confined to a smaller area at the
interface than a larger charge.
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In the treatment of trapping and release of charge by
these interface states, we must distinguish between the
interface states at the gate edges parallel to the channel
from those at the gate edges perpendicular to the chan-
nel.
In the case of the interface states at the edges per-
pe~dieular to the channel, the signal charge or the
background charge flows over the interface states during
every cycle. Thus the interface state can capture car-
rier from both the signal charge and background charge.
Hence, the filling and emptying of these interface states
is similar to that under the transfer gates.4
The net charge trapped from a signal charge in the
interface state under the perpendicular edges when the
device is operated with fat zeros is maximum when it
is preceded- by a fat zero. If the probability of
of the interface states by the background charge
than unity, then from (27)
Aq,l = eA.,N,,KT(l – F,) ln2,
filling
is less
(30)
where A.1 is the area under the perpendicular edges and
F, is the fill factor for the background charge defined
by (25). In the case F, is almost equal to unity, then
from (28)
(31)
In the case of the interface states parallel to the edges
we must distinguish between two clocking schemes, the
drop clock and the push clock. With drop clocks the
signal charge is stored below a gate at a holding volt-
age VI which is a fraction of the largest clock voltag,e
V~thatthe MOSstructure can tolerate; charge transfer
occurs when V~isthen applied to the adjacent gates, and
thecharge flows tothepotential minimum thus created.
With push clocks the charge is stored under a gate
held at V,,,, and transferred to a nearby gate, also at
Vm, by raising the potential of the gate where the charge
has been residing and thus “pushing” the charge to the
next gate. Charge-coupled devices can be operated with
two-phase, three-phase, or four-phase clocking schemes
by push clocks, drop clocks, or a combination of push
and drop clocks [2], [5], [15].
So with drop clocks, the charge transfer is effected by
creating deeper potential wells under the next gates; and
the background charge does not flow over the edges of
the gates parallel to the channel. Thus the interface states
under the parallel edges capture carriers from the signal
charge but do not trap any carriers from the background
charge; and the parallel edges are residual areas of the
4 Note that in this case, since the signal charge remains under
the storage electrode for one whole transfer time, the probability
of filling the interface states by the signal charge F, is equal to
unity. As discussed in Section VI, we may also obtain the average
mobde charge density under the edges p,, ~d& and p,”, and the
time interval At,, for which the background charge is in contact
with the edges from the charge transfer dynamics and the surface
charge density profile of the signal charge under the electrodes.
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active channel that the background change cannot reach~.
For example, after a signal charge is transferred from
under the storage gate, the interface states under the par-
allel edges of this gate continue to emit the trapped car-
riers until the next signal charge passes, then the interface
states fill again. The net charge trapped from the signal
charge in the interface states under the parallel edges of
the storage and transfer gates increases with increasing
the number of fat zeros preceding it. This is unlike the net
trapped charge in interface states under the storage gates,
transfer gates, and the perpendicular edges that is almost
independent of the number of fat zeros preceding the
signal charge.
The net charge trapped in the interface states under
the parallel edges increases logarithmically with the clock
frequency (similar to the charge trapped when no fat
zeros are used) [7]. For digital signals, the net trapped
charge pertransfer in the interface states under the par-
allel edges from the first ‘ione bit” preceded by nzero
“zero bits” can be easily obtained from (12).
Aq.,, =eKT(N,8As,.11 +N,fF,A,r,l)
where A.,,, and A,,,, are the area of the edges parallel to
the channel under the storage and transfer gates respe(;-
tively. t4.11 is the time at which the emptying of the inter-
face states under the parallel edges start. For j,t,,ll << 1
and m = 2 (32) reduces to
Aq.,l =: eKT(N,,A,,@ll + N,, F8A,,81J in (2nz.,0 + 1). (33)
In this case, all the interface states under the parallel
edges above an energy El, where for nze,o >>1
( )E, Q KT in K, (nz.r. + 1) ~ – t..ll , (34)
are filled with the captured holes.
But with push clocks, the trapping effects under the
parallel edges are reduced. The charge transfer charac-
teristics and the charge profiles under the gates for the
signal charge and the fat zero charge tend to be more
similar with push clocks, [2], [5], [15] ; hence the inter-
action of the traps with the mobile carriers of both
charges is almost the same. For example, with the two-
phase push clock, the charge transfer does not start until
the surface potential under the storage gate is larger than
that under the next transfer gate for both the fat zero
charge and the signal charge, Hence the fat zero charge
covers almost the same area covered by the signal charge
at the interface under the storage gates before the charge
transfer begins. Thus with push clocks, the behavior c~f
most of the parallel edge area of the storage gates is
similar to the behavior of the perpendicular edges and
hence is described by (30) and (31). So the effective area
of the parallel edges under the gates that interact with
- ,!
Fig, 3. Average carrier concentration under the transfer gates
versus transfer time for the fat zero and signal charge. A two-
phase drop clock with zero fall and rise time is used. V~ =
–15 v, v, = –7 v.
the mobile carriers according to (32) and (33) is much
smaller with push clocks than with drop clocks.
VIII. NUMERICAL RESULTS
When the device is operated with a circulating back-
ground charge the total net charge trapped from a large
charge packet in interface states at each transfer is ob-
tained by summing the different contributions obtained
above:
Aq = Aqat + Aqtr + AqeL + Aqell, (35)
The same net charge Aq is emitted to the background
charge by the interface states when it is preceded by a
large signal charge. The influence of this incomplete
charge transfer due to trapping in interface states on the
signal degradation is best described by the signal degra-
dation factor c, defined by Berglund [16]:
where q, is the signal charge and qo is the background
charge, so qs = eA,tp. and qo = eA,tpo. c.t,ctr,E~L,Wl are
the signal degradation factors due to trapping in inter-
face states under the storage gate, transfer gate, and the
perpendicular and parallel edges of the gates, respec-
tively. p. and p. are the mobile carrier densities for the
signal charge and the background charge, respectively.
We have evaluated the relative magnitudes of the sig-
nal degradation factors for an overlapping gate charge-
coupled device with dimensions consistent with typical
layout tolerances of silicon gate technology. The storage
polysilicon gates are 14 p long and 8 p apart. The chan-
nel width is 8 p. The results in Figs. 3–6 are taken from
a detailed numerical solution of the transport dynamics
in p-channel devices with a substrate doping of 0.8 X
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Fig. 5. Average carrier concentration under the transfer gates
versus transfer time for the fat zero and signal charge. A two-
phase push clock with zero fall time and 13-ns rise time is used.
Vm = –15 V, V. .= –6 V.
10’5/cm3 and minimum geometry dimensions operated in
the complete charge transfer modes [2], In Figs. 3 and 4
the average mobile carrier concentration under the stor-
age and transfer gates is plotted versus time when a two-
phase drop clock is used. The same plots for a two-phase
push clock are shown in Figs. 5 and 6.
In Table I we have listed the values of the quantities
utied to evaluate the signal degradation from the previous
equations. An average value of N,, and Uk was taken in
agreement with the published values in the literature [1 l]–
[13]. With a substrate doping of 0.8 X 10’5/cm3 and for
the minimum geometry dimensions, fringing fields under
the storage electrodes are negligible [1], [2], [14]. Hence the
time constant of the exponential decrease of the residual
carrier under the storage gate is the thermal diffusion
time constant r. = lSi’/2.5D. The time intervals At (which
are the times the carriers spend under the transfer gates
and the perpendicular edges) are taken from Figs. 3 and 5.
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Fig. 6. Average carrier concentration under the storage gates
versus transfer time for the fat zero and signal charge. A two-
phase push clock is used. T? z 13 ns, Vm = —15 V, and VI =
–6 V.
Zero fall and rise time for the two-phase drop clock and
zero fall time and 13-ns rise time for the two-phase push
clock were used in the numerical simulation of the charge
transfer characteristics shown in Figs. 3–6. For larger rise
and fall times, the values of At are larger. The fill factors
FO and F, are then calculated using an average carrier
density under the transfer gates during the time intervals
At from Figs. 3 and 5. They are almost unity for the drop
and push clocks. Hence 28 and 31 should be used to esti-
mate Aq~, and Aq.~. The value of n..,. in (33) was taken as
unit y to give the minimum value of <,11.The ratio of the
area of the edges to the storage gate area depends on the
width of the channel W, the lengths of the storage and
transfer gates, and the substrate doping concentration.
The values of A.,.il/A8,, A,.@ll/A.,, and A..l/A,. are
taken from surface potential plots of the solutions of the
two-dimensional Poisson equation of the device similar to
those in Fig. 2. With push clocks, the effective area of
the parallel edges under the storage gates that inteyacts
with the’ mobile carriers according to (32) and (33) was
taken as one-tenth of the total parallel edge area under the
storage gates. Actually a smaller value is expected because
of the neutralization effect mentioned previously during
the pushing of the charge.
In Table II we have listed the values of e,,, &t,, e.~, %,
and e for the drop and push two-phase clock at a frequency
of 1 Mc for the minimum geometry device. In our cal-
culations, we chose a suitable background charge to
represent a fat zero epo and a large charge to represent
the signal charge ep. as would be used, for example, to
represent the zero and the one bit in a digital serial
memory. In Figs. 7 and 8 we have plotted the signal
degradation factor due to incomplete free charge transfer
and due to trapping in interface state versus frequency.
Several conclusions become apparent for thk particular
MOHSEN et Cd.: INFLUENCE OF INTERFACE STATES 133
TABLE I
values of Parameters and Constants Used in the Calculation
N.. = 2 X 10’0/cm2e V
~~ = 1()-15 l-~z
K, = 1/25 cm’/s
K2 = 10” S–l
p, = 6.25 X 1011/cma
pa = 1.79 x loll/cIn2’
p~v, = 0.5 X 101l/cmz
z&o = 0.27 X lOll/CIT12
Vth = 10’ @S
d=25~
CO= 2.86 X 10-8 F/cm’
p(h) = 4.5 X 10g/cm2
A,JA,, = 0.156
Static Drop Clock
?&v edge = 1.57 X 1011/cm2
Ps(t4) – p0(t4)
= 1.75 x 10+
P,(t,)
13(t4) = 6 ns
At%, ~ 35 ns
At.iI ~ 7 ns
tdt, R 35 ns
F,=l–e-’e=l
FO=l– e-41=1
AtreII+ AsteII = ~
Aa~ w=8 u 10
Dynamic Push Clock
p, = 9.8 X 1011/cm2 Pm d.. = 2.45 X lol’/cm2 At~.o ~ 40 ns
PO = 4.6 X 101l/cm? &k(t4) – p0(~4) = 1,75 x 10-2
P0(t4)
t4~rE 45 ns
p,,, = 0.6 X 1011/cm2 f3(t4) = 1.5 ns F,=l–e-i’8=1
p.vo = 0.4 x loll/cm2 Att,, % 44 ns Fo=l–e-T2=l
At,o = 13 ns
A ~,.ll + A,telll(!ffe.t,v. = -!-
A,t W=8M 200
device. Trapping effects due to the interface states under
the storage gate are larger than those under the transfer
gate and under the perpendicular edges of the storage
gate.’ Trapping in interface states under the parallel
edges of the gates is dominant at low frequencies. Also
the incomplete charge transfer due to trapping in interfac~
states when the device is operated with push clock is
much less than when it is operated with drop clock. At
low clock frequencies the signal degradation due to
trapping interface states is larger than that due to in-
complete free charge transfer. But at high frequency,
the device performance is limited by the free charge
transfer process.
It should be emphasized that the results shown in Figs.
7 and 8 are for a minimum geometry overlappifig gate
charge-coupled devices under a specific set of operation
conditions, The specific values of the signal degradation
due to trapping in interface states depend on the device
geometry and the operating conditions. So care should
be taken in extrapolating th~> specific values of the signal
s This is actually due to the following reasons, First, for a suf-
ficiently large background charge, the mobile carriers during the
first stages of the charge transfer process effectively equilibrate
with the interface states under the transfer gates and the perpen-
dicular edges. Second the area under the trapsfer gates and the
perpendicular edges in the overlapping gate structure is usually
smaller than the area under the storage gates. Third, because of
the larger fringing fields under the transfer gates and the per-.
pendicular edges, the mobile carriers are swept out very rapidly
and the emptying of the interface state begin earlier in the trans-
fer process. But under the storage gate the residual charge de-
creases with a relatively large time constant. The interface states
under it continue to capture carriers from the residual charge and
the quasi-Fermi level follows the quasi-Fermi level of the residual
charge. “When the residual charge becomes small enough, emission
from the traps becomes dominant, This results in a change of the
slope of the signal degradation due to trapping in interface states
under the storage gates versus clock frequency as shown in Figs.
7 and 8.
degradation factors in Figs. 7 and 8 to other CCD struc-
tures with other dimensions under other operating con-
ditions. The equations derived in the previous sections
should be used with the device and model parameters
appropriate to each case.
IX. DISCUSSION
The analysis and results given in the previous sections
reveal some important and general features of the incom-
plete charge transfer due to trapping in interface states
in charge-coupled devices. In this section we discuss some
of these important features, such as the relative contri-
bution to the signal degradation of the interface states
under the storage and transfer gates and their edges; the
influence of clocking waveforms and voltages, device di-
mensions, and parameters on the incomplete charge trans-
fer due to trapping in interface states, and design fea-
tures of CCD structures to reduce it.
When charge-coupled devices are operated with fat
zeros, trapping in interface states under the edges of the
gates parallel to the channel is the dominant effect at low
frequencies. The parallel edges are the areas parallel to
the channel at the interface under the storage and trans-
fer gates that are covered by the signal charge and are
“not covered by the background charge. The interface
states under the parallel edges capture charge from the
signal charge only. The resulting signal degradation is
almost frequency independent, varies inversely with the
channel width, and depends on the information content
of the signal. At low frequency the signal degradation
due to trapping in the interface states under the storage
gates, the transfer gates, and the perpendicular edges is
relatively smaller. These interface states capture charge
from both the signal charge and the background charge.
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TABLE II
NUMERICAL VALUES OF SIGNAL DEGR:IDATION FACTORS FOR A
P-CHANNEL MINIMUM GEOMETRY TWO-PHASE CCIl AT 1-Mc
CLOCK FREQUENCY
Signal Degradation
Factor Due to
Trapping in Inter-
face States Under: Equation
Value for
Drop Clock
163~ 1 4 11 AQr,,,~uO,
SIGNAL DEGRADATION FACTOR = ~
m
,“,1,01
o ........... TRAPPING IN INTERFACESTATES UNDER THE PERPENDICULAREDGES OF THE GATES
+ — -.— TRAPPING IN INTERFACESTATES uNDER THE PARALLEL
EDGES OF THE GATES
; 164. ------ TRAPPING IN INTERFACESTATES uNDER THE TRANSFER GATES
—-— TRAPPING IN INTERFACEsTATES uNDER THE STOR4GE GATES
‘- INCOMPLETE FREE CHARGE TRANSFER
z — TOTAL
oz
‘g ,65
Storage gate c,t (16) 8.4 x 10-’ 1.7 x 10-5
Transfer gate et, (28) 3.62 X 10-G 0.975x 10-’ 2 ..—.. — ..—-
11
/j2z-
Perpendicular edges uw
/’ /
~cl (31) 1.33 X 10-6 0.464 X 10-6 n
Parallel edges c,ll (33) 1.64 X 10-4 7.0 x 10-’ ,/’ // ,//,.”’:..
Total e (36) 2.53 X 10-4 2.54 x io-5 d 106; ...
z0 ,/’ ‘ ,,.:/’”;:;:”’’”’”’””””
m / .,””’ .1..’””””’
! ! ,
AQre,4d,o,
SIGNAL OEGRAOATION FAcTOR = ~Q,Oit,al
. . . . . . . . . . . ~~~pp,~~ ,~ ,~~~~~~~~ ~~*~~~ “~~~~ ~“~ p~~p~~~,~-~~~
EDGES OF THE GATES
—.. — ~~~pp,~’ ,~ ,~~~~~~~~ ~~~~~~ “~~~~ ~~~ p~~~~~~~
EDGES OF THE GATES
------ TRAPPING IN INTERFACE STATES UNDER THE
TRANSFER GATES
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—-— TRAPPING IN INTERFACE STATES uNDER THE
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~.,.
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FREQUENCY MC
Fig. 7. Signal degradation factors versus clock frequency for the
minimum geometry device operated with a two-phase drop clock.
Hence the background charge is effective in reducing the
effect of trapping in these interface states on the incom-
plete charge transfer. For a sufficiently large background
charge the effective time constant of the interface states
is typically a fraction of a nanosecond. With the finite
rise and fall times obtained with the practical clock driv-
ers, and for the minimum geometry CCD devices we
have considered, these interface states can equilibrate
with both the signal charge and background charge. This
leads to a small signal degradation that is directly pro-
portional to frequency.
From the equations derived in Sections V–VII, and
[2], [5], [151, we may conclude that increasing the clock
voltage amplitude and the signal charge reduces the
incomplete transfer due to trapping in interface states
and the incomplete free charge transfer. Clocking wave-
forms that tend to reduce the incomplete free charge
transfer by making the charge transfer for large and small
charge similar will also reduce the incomplete charge
./’ ,/..”’” .,..””’ ]
10:62 /. ...-’””1 1/8 1
10’ 10°
FREQUENGY MC
Fig. 8. Signal degradation factors versus clock frequency for the
minimum geometry device operated with a two-phase push clock.
transfer due to trapping in interface states because the
effective parallel edge area is reduced and the charges
under the storage and transfer gates, and the time at
which emptying of the interface states begins tend to be
less dependent on the initial charge. For example, when
the device is operated with a two-phase push clock, the
incomplete charge transfer due to the interface state is
reduced by over an order of magnitude over that when it
is operated with a drop clock. If the device is operated
in the complete charge transfer mode the other details
of the clocking waveforms such as its rise time and wave-
shape affect mainly the time interval At the charge spends
under the transfer gate and the time td at which the
interface states starts to empty. For example, if the rise
time increases, At and t.increase and the signal degrada-
tion c,, due to the interface states under the storage gates
increases slightly. The signal degradation due to interface
states under the transfer gates and the perpendicular
edges et, and eel also increase very slightly if At/re ~~ >> 1,
but decrease if the fill factor F, and 1’, are less than unity.
Certain design features of CCD structures may reduce
the incomplete charge transfer due to the interface states.
A wide active channel increases the signal charge relative
to the net charge trapped in the parallel edges and hence
reduces the signal degradation factor at low frequencies.G
Thinner oxide over the active channel increases the oxide
capacity and the signal charge density. Thus, the net
charge trapped under the storage gates, transfer gates,
e Increasing the active channel width increases also the SNR
and dynamic range of the CCD. The noise introduced to the sig-
nal charge in the storage process through the leakage and thermal
generation current is proportional to the square root of the gates’
area. The noise introduced during the transfer process through
the fluctuations of the carriers trapped in the interface states and
through suppressed transfer 10SS fluctuations is also proportional
to the square root of the gates’ area [171, [181. But the signal
charge is directly proportional to the gate area. Hence the
dynamic range and SNR can be increased by increasing the active
channel width of the device without degrading its high-frequency
performance.
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and the perpendicular edges decreases, and the area of
the edges is reduced. A higher substrate doping reduces
the edges’ area, but also reduces the fringing fields under
the storage gates and hence decreases the rate of free
charge transfer. A structure with a high substrate doping
(or channel stop diffusion) and alowdoping under the
active channel reduces the parallel edge area and in-
creases the fringing fields at the same time. The large
fringing fields reduce theincornplete free charge transfer
at high frequency. The net charge trapped under the
transfer and storage gates is also reduced as the interface
states start to empty earlier in the transfer process. The
perpendicular edge area is increased in this structure, but
since in the overlapping gate CCI) the effect of the per-
pendicular edges isrelativel-y small, theoverall effect of
interface states on incomplete transfer is reduced at low
frequencies. Such a structure can be easily achieved with
ion implantation or otherwise. Reduction of the signal
degradation due to trapping in interface states also can
be achieved by decreasing the interface state density Ng~,
forexample, byusing the (100) instead of the (111) sub-
strate. Moving the charge pockets in potential wells in the
bulk rather than at the interface as in buried channel
CCD [19] eliminates theincomplete charge transfer ancl
fluctuation noise due to trapping of the signal charge in the
interface states. Since trapping in the defect states of the
buried channel is expected to be much smaller than inter-
face state trapping, the signal degradation in buried chan-
nel charge-coupled devices is much smaller than in sur-
face channel CCD.
The signal degradation clue to trapping in interface
states limits the performance of CCD devices at low fre-
quency, but at high frequency the signal degradation due
to incomplete free charge transfer is dominant. Accord-
ing to the simple model we have considered, the capture
cross section 01, and the interface state density N~~ were
taken constant for simplicity. Actually the variation of
N88 and u~ with energy will change the frequency de-
pendence of the signal degradation due to trapping in in-.
terface states from that plotted in Figs. 7 and 8. How-
ever, the frequency dependence of the signal degradation
factor due to the interface states will still be weaker than
that due to incomplete free charge transfer. The latter
changes very rapidly with frequency, for example, in Fig.
8 it changes by more than four orders of magnitude over
only one decade of frequency.
So far, we have assumed that the background charge
and the signal charge are sufficiently large so that the in-
terface states under the transfer gates and the perpendicu-
lar edges can effectively equilibrate with the mobile car-
riers. However, if the background charge, or the capture
cross section ~fi, or the time interval At the carriers spend
under the transfer gates and the perpendicular edges is
too small, then these interface states cannot equilibrate
with the mobile carriers in transit. The fill factors F~ and
I’. are thus less than unity, and the first two terms in
(26) dominate at sufficiently low frequency. In this case
the contribution to the signal degradation from the inter-
face states under the perpendicular edges and the trans-
fer gates tends to a constant value at low frequency given
by (27) and (30). This contribution is due to the differ.
ence in the filling probabilities of the interface states for
the background charge and the signal charge. The con-
tribution to the signal degradation from the interface
states under the parallel edges and the storage gates in-
crease also by decreasing the background charge. How-
ever, the trapping in the interface states under the paral-
lel edges still remains the dominant effect especially from
minimum geometry devices.
If the storage and transfer gate lengths are reduced, the
time interval At that the charge spends under the transfer
gate decreases and the relative area of the perpendicular
edges increases. Also the time t. at which the emptying
of the interface states starts decreases. Thus es, slightly
decreases but e,~ increases, e,, decreases very slightly in
the case At/r.,, >> 1, but increases considerably if the
filling probabilities F, and F, are less than unity, The
signal degradation due to the parallel edges e.,,, which is
the dominant effect, also decreases very slightly.
The interface states under the storage gates, the trans-
fer gates, and the perpendicular edges can capture carriers
every cycle from the signal charge and the fat zero
charge. Hence the interface states with energy levels
above 231 [given by (18), (22), (29), and (34)] do not
get a chance to reemit the captured carriers and are filled
all the time. The interface states with energy between the
valence band edge and the energy El will be emptying
and filling every cycle.7 For example, for digital signals,
the net trapped charge from the first “one bit” in the in-
terface states under the storage and transfer gates and
the perpendicular edges is almost independent of the
number of preceding ‘[zero bits,” But the net trapped
charge from the first one bit in the interface states under
the parallel edges increases logarithmically with the
number of preceding zero bits. If a two-phase device is
operated with no fat zeros, then the net trapped charge
per transfer from the first one bit preceded by ntie,o zero
bits can be easily obtained from (12).
and for tb,,< 1/2/0 and tit,<< l/2f0
Aq = eK!!’N,, (Atr + A, J’, + A.) in (2n,.ro + 1). (2?7)
~ Thus the incomplete charge transfer due to trapping in inter-
face states under the storage and transfer gates and the perpen-
dicular edges is due to the variable mean occupation of the state
with energy close to Ei. Therefore the values of N,, and cfi ?t
the energy E, should be used to estimate the trapping effects m
these states.
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The above result was used by Carries and Kosonocky [7]
to measure N,, by measuring the slope of the charge loss
versus in nfi.rO, However, (37) shows that the so mea-
sured value of N,, is some average value of Ns. under the
transfer and storage gate. A typical value of the signal
degradation factor e at each transfer in this case is about
10-’, if nze,o is equal to unity.
Measurements of the signal degradation factor in
charge-coupled devices are difficult and require long reg-
ister strings for a good accuracy. The signal degradation
factor due to incomplete free charge transfer at high fre-
quencies was measured by Carries and Kosonocky [20]
using a 64-bit two-phase overlapping gate shift register.
They measured a signal degradation factor of 10-’ at
1 Mc. Using feedback to increase the effective number of
transfers, Levine [21 ] measured a signal degradation of
3 x 10-5 at 200 kc and 9 x 1(P at 10 kc. Presently, the
experimental data of the signal degradation factor in the
overlapping gate charge-coupled devices are relatively
sparce. So experimentally, the precise values of the signal
degradation due to trapping in the interface states at low
frequencies and its frequency dependence are not pres-
ently well known.
X. CONCLUSIONS
Using a simple model we have estimated the signal
degradation due to interface states trapping in overlap-
ping gates charge-coupled devices operated with a back-
ground charge taking into account the refilling of the in-
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terface states during transfer. Our results show that the
incomplete transfer due to interface states limit the per-
formance of these devices at low frequencies. The most
dominant effect is trapping in the interface states under
the parallel edges (the areas parallel to the active than.
nel at the interface under the storage and transfer gates
that are covered by the signal charge and are not covered
by the background charge).
For a sufficiently large background charge the interface
states under the storage gates, transfer gates, and the
perpendicular edges of the gates can effectively equili-
brate with both %he signal and background charge. Hence
the incomplete charge transfer due to trapping in these
interface states varies almost directly with frequency and
becomes very small at sufficiently low frequency,
Some design features of CCD structures were shown to
recluce the incomplete charge transfer due to interface
state trapping. We have shown also that increasing the
clock voltages or increasing the signal charge or using
push clock instead of drop clocks recluces the incomplete
charge transfer due to interface states trapping.
APPENDIX
If the mobile carrier concentration p (t) is varying with
time, then the transient average occupation of the inter-
face states at an energy E above the valence band is ob-
tained by integrating the rate equation (1). Assuming
p(t) >> KT” N,,8then we get
n 8* [/= KIN,, exp – ‘ (K,p(t’) + K, exp (–-E/KT)) dt’o 1pc r ,t’ 1
+
N..
~ + K, exp (–E/KT) ‘*P
K,p(0)
-1
[/
– ‘ (K,p(t’) + K, exp (–E/I?T)) dt’ 1for t >0. (Al)o
If p(t) = p(t,) exp (– (t – tJ/r) for t > t,,then
m,(t) = K,N,. exp [– K,p(tJT(l – exp (– (t – tJ/T)) – K,(t – t,) exp (–E/KT):J
“f ‘ p(t’) exp [K,p(t,)~(l – exp (– (t’ – tJ/r) + K,(t’ – t,) exp (–-E/KT)] dt’t,
+
N..
~ + K, exp (–E/KT) exp [– K1p(&)~(l – exp (– (t – tJ/r))– K,(t
K,p(t,)
This can be easily reduced to
n,.(t) = N,8K1~ exp [K,rp(t) – K,(t – t,) exp (–E/KT) ]
. [p(t) e*p (K, e*p (–E/KT))E,(K,w(t)) – p(tJE.(K,~(tJ)]
+
N.,
~ + K, exp (–E/KT) exp [– K1p(tJT(l – exp – (t – &)/~) + K,(t
Klp(t,)
t,) exp (–E/KT)] for t > t,. (A2)
t3) exp (–E/K!!’)] for t ~ t, (A3)
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where]?,(x) istheexponential integral of order cdefined where LA is the time the emission of carriers becomes
by dominant and the refilling of the traps becomes negligi-
ble. It is given by
E. = J
“ exp (— XV)
dv (A4)
1 K,p(t4)T = 1. (All)
and Similarly integrating (A1O), we get,
p,, = NJCf’[E,(K,(t – t,) exp (– E,/KT)) – E,[K,(t – t,)]
– E,(K,(t – t,) exp (–E,/KT) + K,(t – t,)p(t,)) + E,(K2(t – t,) + K,(t – t,)p(t,))] .
If K,TP (t) >
can be used:
For t :> ts -F
c = 7K, exp (–E/K!!). (A5) If l/Kz < t – t~ < l/K, exp (.E,/KT) and t – t, >
1, then the asymptotic expansion of E,(z) [l/Klp (t4)],then we may use the asymptotic expansion
of the exponential integral for small and large arguments
to get
E,(z) = $&. (A6)
[ptr = N,, E, 1–KT in K,(t – t,) – ~~&2 .
l/Klp (ts) ], (A3) reduces to (A12)
N,.
rh,(t) == - N,,
~ + K, exp (–E/Kfi + ~ + K, exp (–E/KT)
K,p(t) K,p(t,)
oexp [– K,P(G)T(l – exp (– (t – tJ/r))– K,.(t–,,t,)exp (–E/.KT)]. (A7)
Two special cases are of
then the second term is
(A7) reduces to
interest. First, if Klp (t~) r > 1,
negligible for t > t3+ r,and
N.,
n,,(t) =
~ + K, exp (–E/KT)” (A8)
K,p(t)
Thus the interface states have a small effective time con-
stant ,r.ff and can equilibrate very rapidly with the mo-
bile carrier. Assuming a constant interface state density
N,, states/cmT” eV and a constant capture cross section
ufi cm, the total density of trapped carriers ptr is given
by
!E.p$r= n,,(t)(mo
[
K,
= N,,KT in 1exp (E,/KT) + Klp(t) .
[
K,
L1 + K,p(t) 1
If l/K2 < [l/Klp (t)] < l/Kz exp (Eg/KZ’), then
( K, )pt, =N., Eg– KTln — .K,p(t)
Second, if Klp (t) T <1, (A7) reduces to
N.,
n ss=—
~ + K, exp (–E/KT)
K,p(t,)
(A9)
. exp [– K,(t – t,)] ~Xp (–E/KT) t > t,, (A1O)
REFERENCES
[11 -4. M. Mohsen, T. C. McGill,, and C. A. Mead, “Chs.rge
transfer in charge-coupled dewces,” in ISSCC Dig. Tech.
Papers, Feb. 1972, pp. 248-249.
[21 — “Charge transfer in overlapping gates charge-coupled
devi~es,” IEEE J. Solid-State C~rcurls, vol. SC-8, June 1973,
to be published.
[31 J. E. Carries, W. F. Kosonockv. and E. G. Rambera. “Free
[41
[51
[61
[71
[81
[91
[10]
[111
[121
[131
[141
[151
charge transfer in charge-cou~led devices,” IEEE-’ Trans.
Electron Devices, vol. ED-19, pp. 798-808, June 1972.
C. N. Bemlund and R. J. Strain. “Fabrication and perform-
ance consideration on charge-transfer dynamic shift r~gisters,”
Bell J$ust. Tech. J., vol. 51, pp.655-703, 1972.
A. M. Mohsen, T. C. McGill, and C. A. Mead, “The influ-
ence of clocking waveform on CCD operation,” presented
at the IEEE Electron Devices Meeting, Edmontonj Alta.,
Canada, June 1972, to be published.
J. R. Strain, “Power and surface state low analysis of charge-
coupled devices,” presented at the IEEE Electron Devices
Meeting, Washington, D. C., Oct. 1970.
J. E. Carries and W. F. Kosonocky, “Fast interface state
losses in charge-coupled devices)” Appt. PhIN. Lett., vol. 20,
p. 261, 1972.
M. F. Tompsett, “Effect of charge trapping on transfer effi-
ciency and signal-to-noise ratio in surface charge-coupled
devices,” presented at the IEEE Electron Devices Meeting,
Edmonton, Alta., Canada, June 1972.
W. F. Kosonocky and J. E. Carries, “Charge-coupled digital
circuits,” IEEE J. Solid-i%te Circuits, vol. SC-6, pp. 314-
326,Oct. 1971.
W.’ Shockley and W, T. Read, “Statistics of recombination
of holes and electrons,” Ph~s. Rev., vol. 87, p. 835, 1952.
E. H. Nicollian and A. Goetzberger, “MOS conductance
technique for measuring surface state parameters,” Appt.
Phys. Lett., vol. 7, p. 216, 1965.
—, Bell Sw.st., Tech. J., vol. 4& n, 1055. 1967.
E. Denling, ‘E. ‘Klausman”n, and A. ‘Goetzberger, i301id-~tde
Electron., vol. 15, p. 559, 1972.
Y. Daimon, A. M. Mohsen, T. C. McGill, and C. A. Mead,
to be published.
A. M. Mohsen, T. C. McGill, M. Anthony, and C. A. Mead,
‘(Push clock: A new approach to charge-coupled device
clocking;’ Appl. Ph~s. Lett., vol. 22, Feb. 15, 1973.
138 IEEE JOURNALOFSOLID-STATECIRCUITS,VOL.SC-8, NO. 2, APRIL 1973
[161 C, N. Berglund, “Analog performance limitations of charge- [19] R. H. Walden et al., “The buried channel charge-coupled
transfer dynamic shift registers,” IEEE J. Solid-State Cir- device,” BeU Syst. Tech. J., pp 1635-1640, Sept. 1972.
twits, vol. SC-6, pp. 391–394, Dec. 1971. [201 W. F. Kosonocky and J. E. Carne~, ‘[Two-phase charge-
[171 K. K. Thornber, “Noise suppression in charge transfer de- coupled shift registers,” in I&S’CC Dtg. Tech. Papers, 1972,
vices,” Proc. IEEE (Lett.), vol. 60, pp, 1113-1114, Sept. 1972.
p. 132.
[181 J. E. Carries and W. F. Kosonocliy, “Noise sources in chmge-
[21] P. A. Levine, “Measurements of CCD transfer efficiency by
coupled devices,” RCA Rev., vol. 33, pp. 327-343, June 1972.
use of feedback to increase the effective number of trans-
fers,” this issue, pp. 104-108.
Transversal Filtering Using Charge-Transfer Devices
DENNIS D. BUSS, DEAN R. COLLINS, WALTER H. BAILEY, AND C. RICHARD REEVES
Absfracf—Techniques are presented for making transversal
filters using charge-coupled devices (CCD’S) and bucket-brigade
devices (BBD’s). In a CCD transversal filter, the delayed signals are
sampled by measuring the current flowing in the clock lines during
transfer, and the sampled signals are weighted by a split electrode
technique. In a BBD transversal filter, the delayed signals are
“tapped” with a source follower whose load determines the weight-
ing coefficient. Examples are given of CCD and BBD filters that are
“matched’> to particular signaling waveforms, and the limitations of
charge-transfer devices (CTD$S) in matched filtering applications are
discussed. Finally, the application of CTD transversal filters to other
signal processing functions is discussed.
L INTIiODUCTION
c
HARGE-TRANSFER devices (CTD’S), which
include both charge-couplecl clevices (CCD’S)
[1]- [3] and bucket-brigade devices (BBD’s) [4],
[5], are uniquely applicable to many analog signal
processing functions because they are capable of operat-
ing directly with analog signals. one of the most impor-
tant signal processing functions for which CTD’S can be
usecl is the time delay of analog signals [6]. When CTD’S
are used in this application, the signal to be delayed is
first sampled at a rate greater than twice the highest fre-
quency in the signal. The analog samples are then clocked
down the CTD shift register and appear at the output
a delay time T~ later. The delayed signal is finally re-
constructed by passing the samples through an appro-
priate bandpass filter.
The alternatives to CTD’S for analog time delay are
acoustic clelay lines for short time delay, or digital delay
prececled by analog/digital conversion and followed by
digital/analog conversion. Since CTD’S can achieve hun-
dreds of milliseconds of delay, they look very attractive
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for a large number of signal delay functions, However,
the characteristics of CTD delay lines have been ana-
lyzed in great detail elsewhere in the literature [6]- [8],
and therefore this paper will deal exclusively with the
application of tapped CTD delay lines to transversal
filtering [9].
A block diagram of a transversal filter is shown in
Fig. 1. It consists of a sampling stage S followed by M-
delay stages D, each of which delays the sig,nal by a
time equal to an integral number (one in this paper) of
clock periods T,. The signal is nondestructively sampled
at each delay stagej multiplied by the appropriate
weighting coefficient hfi (k = 1, M), and the weighted
signals are summed together to give the filter output. As
can be seen from Fig. 1, the hT, determine the impulse
response, or Green’s function, of the filter, i.e., the output
that results when a single sample of unit amplitude is
applied to the input. Moreover, when an arbitrary signal
V,m(t) is applied to the filter, the filter output is
U,(nTc) = f h,,z),.[(n – k + l)TC] T. – kTc) (1)
k-l
/
Td
m h(r)zLn(nTc – r) dr (2)
0
where ~irl (kT,) represents the sampled input signal, and
Tfl ( =MTC) is the total time delay of the filter. This out-
put is approximately equal to the convolution of the input
signal with the impulse response of the filter.
Operationally, CTD transversal filters can perform
the same functions as surface wave device (SWD) trans-
versal filters [10], except that SWD filters are limited
in the time duration of the impulse response to a few
tens of microseconds, whereas CTD filters can process
signals having hundreds of milliseconds time duration.
CTD filters, on the other hand, are limited in band-
width to a few tens of megahertz.
The first CTD transversal filter utilized BBD’s for
